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A B S T R A C T
We investigate the robustness of E-mode GaN HEMTs under ESD testing; specifically, we focus on three aspects, i.e. the impact of gate bias on TLP failure voltage, the
role of device geometry (with focus on gate length), and the difference in failure voltage when tests are carried out under UV illumination. The results demonstrate
that: (i) when the transistors are tested in semi-on and on-state (4 V < VGS < 6V), failure occurs due to a current-dependent process and failure takes place at a
random position along the gate finger, as demonstrated by optical inspection; (ii) gate geometry strongly impacts on TLP stability; specifically, devices with larger
gate length have a better robustness, possibly due to the lower drain current (higher on-resistance) and the lower power dissipation. (iii) We find that under UV light
the TLP robustness is slightly improved. This is ascribed to a “beneficial” effect of traps; however, the effect is much less than in previous reports, possibly due to a
much better epitaxial quality.
1. Introduction
Enhancement-mode GaN-based high electron mobility transistors
(HEMTs) are very promising in a wide range of power electronics ap-
plications. Threshold voltage ranges above +1V are desirable to ensure
safe operation. GaN-based HEMTs with a positive threshold voltage are
typically obtained by growing a p-GaN gate on an AlGaN/GaN HEMT
heterojunction [1]. Magnesium is typically used as p-type dopant. P-
type gate GaN transistors combine the high-mobility 2DEG transistor
channel with secure normally-off operation. As shown in the band
diagram in Fig. 1, the p-type doped strip lifts up the potential and, at
zero gate bias, the channel under the gate if fully depleted, thus en-
abling e-mode operation. By increasing the gate voltage above the
threshold voltage, the drain current increases.
The p-doped gate layer on top of the AlGaN barrier and the GaN
channel is electrically equivalent to a back-to-back diode model; when a
positive bias is applied to the gate, the p-GaN/AlGaN/GaN diode gra-
dually starts turning on, contributing to the forward gate current that
has been often reported to be a concern for reliability, whereas the
metal/p-GaN diode is reversely biased. This is particularly true if the
M/S contact is of Schottky type, a solution which is often adopted in
order to minimize the gate leakage current.
Thanks to the material properties, GaN HEMTs can operate at high
drain-source voltages. However, since GaN HEMTs adopt small gate
footprints, high electric field values can be reached in the device active
area.
Despite the high breakdown field of GaN (3.3 MV/cm), electrostatic
discharges (ESD) still represent a threat for transistors based on Gallium
Nitride. Devices are supposed to be employed in harsh conditions (e.g.,
in the automotive and power conversion fields): the high voltages and/
or currents reached during ESD events [2] and the sensitivity of III–V
compounds to the ESD phenomena [3] contribute to define ESD as a
serious aspect that must be considered in device reliability [4–7].
Despite the importance of this topic, most of the literature has
studied long term reliability and parameter instability of E-mode
AlGaN/GaN HEMTs. Only a little discussion has been reported in the
literature of p-GaN gate AlGaN/GaN devices [8–10] submitted to TLP
tests.
In this work, we investigate the Safe Operating Area (SOA) limits at
wafer level in order to study the dependence of failure voltage on gate
and drain voltage by short pulses generated using a custom TLP system.
The device is used as ESD victim and is meant to be self-protected
against ESD. We investigate the behaviour of such devices in dynamic
operation in order to assess the robustness of E-mode GaN HEMT at
such very fast transient power.
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2. Device description
Enhancement-mode AlGaN/GaN power HEMTs with p-type gate
fabricated on Si substrate are considered in this paper. A schematic
structure of a p-GaN gated HEMT is depicted in Fig. 2. The devices
under test feature a single finger with a gate width of 200 μm (for more
details on the structure, see [11]). The target operating voltage is
VDS= 650 V and the maximum gate voltage is VGS= 5 V; the target
threshold voltage is 1.5 V at IDS= 1 μA/mm. The device analysis has
been experimentally carried out on-wafer. In order to investigate the
influence of device geometry on breakdown and ESD performance, the
p-GaN gate AlGaN/GaN devices have gate lengths LG ranging from 1 μm
to 3 μm.
3. The TLP system and the measurement
3.1. The system
In order to assess the operation limits at very short time, transmis-
sion line pulse (TLP, [12]) measurements were carried out.
The schematic of the TLP test setup is reported in Fig. 3. The TLP
test protocol is based on the generation of square pulses, with a typical
pulse rise time of 5 ns for a 400 V pulse, to simulate ESD events, by
charging through a high power supply, when the switch is open, a
transmission line to a predetermined voltage; when the switch is closed
the equivalent distributed capacitance of the transmission line dis-
charges into the device under test (DUT). The switch is controlled by
software. An attenuator (-dB) is used to suppress multiple reflections.
An oscilloscope is connected to the device terminal that is measured to
directly acquire the DUT voltage and current during the discharge, in
order to monitor the respective waveforms and the damage. In parallel
a parameter analyzer measures the dc drain current after each pulse to
evaluate device degradation.
3.2. Measurement description
During the TLP pulse the bias is put on the drain through the
transmission line, the gate voltage is kept constant, source and substrate
are grounded. The pulse width was fixed to 100 ns. The VGS set is {4 V,
4.5 V, 4.75 V, 5 V, 6 V}. For each VGS, the pulsed VDS voltage was in-
creased until the failure of the device.
During the measurements phase, the voltage at the gate is given by
the power supply at the same fixed level of the TLP pulse; the drain
Fig. 1. Band diagram at the gate region in which p-GaN gate is placed over
AlGaN/GaN heterojunction.
Fig. 2. Schematic representation of the p-GaN gate AlGaN/GaN HEMT.
Fig. 3. Schematic of the custom TLP system used to evaluate the ESD robustness.
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voltage is kept constant at 0.5 V by the parameter analyzer, source and
substrate are grounded. The measurement routine and the configura-
tions used during the TLP pulse and the I-V measurement are shown in
Fig. 4.
Furthermore, the SOA was also investigated in the presence and
absence of UV (365 nm) light since the aim was to compare our results
obtained on industrial-grade devices with those reported on research
samples in previous papers [8,13], and to evaluate the impact of charge
trapping (if any) on TLP SOA.
4. The SOA results
Fig. 5(a) shows the typical drain-to-source TLP current-voltage (I-V)
characteristics: it describes the behaviour of the I-V characteristics
measured during TLP pulses on device under test (Idut-Vdut). Being the
conductive channel already formed, the device exhibits a typical I-V
transistor curve, until it reaches the snapback point (the voltage sud-
denly decreases with the increase of the current at around 650 V,
0.085A). Note that the snapback point suffers from oscilloscope scale
saturation thus the real current is even higher than the measured one.
This explains why the jump from alive device to the snapback point
does not match a 50Ω load line.
Fig. 5(b) shows the corresponding dc drain current monitored after
each TLP pulse. The dc drain current is monitored for positive gate bias
values, consistently with the stress performed (in the example reported
in Fig. 5(b) the voltage is VG=5V), the drain terminal is positively-
biased (VD= 0.5 V) while the source and the substrate are kept
grounded. The dc drain current shows a first drop for low voltages
(Vdut < 100 V) and a second one for high voltages (Vdut > 500 V).
Consequently, two different phenomena can be responsible for these
trends. The first decrease (Vdut < 100 V) of the dc drain current can be
correlated to an initial degradation or to a threshold voltage shift [14].
Then, from 100 V to 500 V, the current is constant; this result can be
ascribed to the hypothesis of the stabilization of VTH for Vdut > 100 V.
The second decrease (Vdut > 500 V) can be due to a soft degradation
before the hard breakdown, when the device is destroyed.
In order to correlate these results to a threshold voltage shift, we
performed pulsed ID-VG in off-state conditions (Fig. 6(a)) and we find
out a variation of the drain current due to a threshold voltage shift
(Fig. 6(b)). The threshold voltage shift responsible for the first drop
(Fig. 5(a)) could originate from ionization of Mg acceptor states in the
AlGaN barrier in the gate region. By applying a positive drain voltage,
the 2-DEG under the gate is biased to a sufficiently high potential in
order to de-trap holes close to the 2-DHG, which are emitted from their
Mg trap into the p-GaN layer and are extracted through the Schottky
diode. As a result, the threshold voltage shifts positive and the corre-
sponding drain current will go down. This effect saturates at ~50 V. It is
because of the pinch-off of the first field plate, effectively clamping the
2-DEG potential at the gate foot towards the drain side.
In Fig. 7, we report the time domain reflection TLP voltage wave-
forms corresponding to the IeV TLP curves shown in Fig. 5(a). The grey
thin curves describe the measurements collected during the stress at
increasing charging voltages; the red thick curve highlights the distor-
tion of the voltage waveform measured in correspondence to the device
Fig. 4. (a) Schematic representing the measurement routine, (b) schematic of the configuration used during the TLP pulse (green box), (c) schematic of the con-
figuration used during the I-V measurement (blue box). (For interpretation of the references to colour in this figure legend, the reader is referred to the web version of
this article.)
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failure.
To obtain the safe operation area, we carried out TLP testing at
various gate bias levels, between VG=4V and VG=6V.
The results (Fig. 8(a)) demonstrate that the failure voltage Vdut
follows a main trend: the failure voltage decreases with increasing VG.
The downward trend of the on-current with increasing pulse voltage is
due to the trapping in ON-state: the device is subjected to high voltages
so negative charge is trapped and so the current decreases, due to a
positive threshold voltage shift. The failure powers are not constant,
indicating that the power is not the main mechanism that influences the
failure of the device. In particular, as can be noticed in Fig. 9, voltage
individually can lead to the failure of the device and all samples show a
failure voltage in the range 600 V–700 V. Moreover, since at higher
current the failure voltage decreases, also the drain current plays a role
in the failure mechanism.
Fig. 8(b) shows the corresponding dc drain current for the different
gate voltage. The results demonstrate that the first current decrease is
Fig. 5. (a) I-V curve and (b) dc drain measurement monitored during ESD test.
Fig. 6. (a) Pulsed ID-VG in off-state conditions. (b) Threshold voltage as a
function of drain voltage stress.
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higher for lower gate bias, confirming the hypothesis that it can be
correlated to a threshold voltage shift. After the first drain current drop
the device can be considered still alive since the current Idut in Fig. 8(a)
is still in the range of tens of mA in the high voltage pulsed ID-VD
characteristic. The second drop highlights a soft degradation me-
chanism that, increasing the VG, happens for lower bias.
Fig. 9 further confirms the important role of the current level in
favoring the device failure in ON-state TLP, by reporting the correlation
between the drain (failure) voltage and the current measured during
the TLP pulse preceding device degradation (note that the vertical axis
on the left is plotted from high to low voltages).
Looking at the devices with a microscope we were able to identify
dark cracked spot after catastrophic failure in all the devices analyzed
(Fig. 10). By analyzing several samples, failure region was found to be
randomly positioned along gate width, with no dominant failure spot.
From the plots of the current and power failure as a function of the gate
bias (Fig. 11(b) and (c)) it seems that the failure current and power
increase with the increase of VG. To conclude both drain current and
voltage individually have an impact on the failure mechanism.
4.1. Correlation between SOA and Gate length
The impact of the Gate length (LG) on the operation limits was
studied by using devices with different LG values: LG= 1 μm, 1.5 μm
and 3 μm. The I-V TLP curves of devices with different Gate length are
compared in Fig. 12.
As depicted in Fig. 13(a), a scaling of the failure voltage has been
Fig. 7. Voltage waveforms of a device. Bold red curves: highlight the typical voltage
behavior after catastrophic failure occurs. (For interpretation of the references to
colour in this figure legend, the reader is referred to the web version of this article.)
Fig. 8. (a) IeV TLP curve. The empty dots rapresent the
Pfailure= (Vfailure*Ifailure) for each gate bias. (b) Dc drain measurement.
Comparison of device behavior when different gate voltage (VG) values, ranging
from 4 to 6 V, are applied.
Fig. 9. Correlation between voltage and current measured when the device
faces degradation.
Fig. 10. Failure region.
E. Canato, et al. Microelectronics Reliability 100–101 (2019) 113334
5
observed with the Gate length. We can, therefore, suggest that the in-
crease in Gate length improves the ESD robustness; this is possibly due
to the lower current of devices with longer gate (see Fig. 12), possibly
ascribed to the higher on-resistance. We plotted also the failure current
as function of the gate length and the results (see Fig. 13(b)) do not
highlight a predominant trend.
4.2. Impact of UV (365 nm) light
The UV-light exposure could lead to the recovery of carriers trapped
at different locations in the device, since the bandgap of GaN is equal to
the UV-light energy. In particular, a previous paper [8] (on research-
grade devices) indicated that UV-excitation can impact on TLP stability,
due to a charge de-trapping and consequent field redistribution. To
evaluate if this happens also in industrial-grade devices, we carried out
TLP testing both in dark and under UV light (365 nm). During the TLP
testing the device was illuminated with a 365-nm LED source and the
results (Fig. 14) indicate that there is only a slight difference between
the TLP data obtained in dark and under UV light. In agreement with
[8], we find a slightly better robustness under UV for VG=4V and
4.5 V. However, possibly due to the high epitaxial quality and low
presence of traps, in the case of our devices the difference is much less
than in previous reports.
5. Conclusions
In summary, we evaluated the dependence of the TLP robustness of
industrial-level E-mode HEMTs, with focus on a) the dependence of
failure voltage on gate bias, b) the impact of gate geometry on failure
threshold, and c) the role of UV light in changing the TLP failure vol-
tage.
Our results demonstrate that: a) by increasing gate bias, a lower TLPFig. 11. Comparison of failure voltage, current and power for 5 devices as afunction of the gate bias.
Fig. 12. Comparison of IeV TLP curve with VG=4.5 V and characterized by
different LG lengths ranging from 1 to 3 μm.
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failure threshold is observed. TLP-SOA indicates a current failure me-
chanism. b) Gate length impacts on TLP failure voltage; specifically,
devices with longer gate have better stability, due to the lower current
level and power dissipation. c) Tests demonstrate a similar behaviour
when TLP tests are carried out in dark and in UV light. This was as-
cribed to the good epitaxial quality of the devices, that have a low
density of traps.
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